



Microprocessor & Computer Architecture (μpCA)

UE24CS251B

Session - 8

Microprocessor & Computer Architecture (μpCA)



UE24CS251B

Procedure Call or Subroutine Call or
Function Call

Procedure Call or Subroutine Call or Function Call

- The single variant on the **branch** theme is the option to perform a link operation before the branch is executed. (**BL**)
- This simply means storing the current value of **R15 (PC)** in **R14** **before** the **branch** is taken, so that the program can resume its operation.
 - Procedure call is invoked using a BL instruction .
 - Branch with link, **BL** instruction i.e.,
 - **BL** subroutine

Procedure Call or Subroutine Call or Function Call

- ARM has no dedicated stack.
 - It copies R15 into R14
- If the called Routine needs to use R14 for something, it can save it on the stack explicitly.
- The ARM method has the advantage that subroutines which don't need to save R14 can be called return very quickly.
- The disadvantage is that all other routines have the overhead of explicitly saving R14.
- To return from a subroutine, the program simply has to move R14 back into register R15.
 - `MOV R15, R14` or `MOV PC, LR`
 - `MOVS R15, R14` or `MOV PC, LR`

PROCEDURE CALL

R0-R7	
R8-R12	
R13 (SP)	
R14 (LR)	
R15 (PC)	0x0010
CPSR	

Main Procedure

0x0000

Instruction 1

0x0004

Instruction 2

0x0008

Instruction 3

0x000C

Procedure Call

0x0010

Instruction 4

0x0014

Called Procedure

0x0020

Instruction 1

0x0024

Instruction 2

0x0028

Instruction 3

General Structure of Procedure Call :

R0-R7	
R8-R12	
R13 (SP)	
R14 (LR)	0x0010
R15 (PC)	0x0020
CPSR	

Main Procedure

0x0000

Instruction 1

0x0004

Instruction 2

0x0008

Instruction 3

0x000C

Procedure Call

0x0010

Instruction 4

0x0014

Called Procedure

0x0020

Instruction 1

0x0024

Instruction 2

0x0028

Instruction 3


Instruction 4

LR=PC

PC= Address of the 1st Instruction

General Structure of Procedure return:

R0-R7	
R8-R12	
R13 (SP)	
R14 (LR)	
R15 (PC)	0x0010
CPSR	



Main Procedure

0x0000

Instruction 1

0x0004

Instruction 2

0x0008

Instruction 3

0x000C

Procedure Call

0x0010

Instruction 4

0x0014

Called Procedure

0x0020

Instruction 1

0x0024

Instruction 2

0x0028

Instruction 3

PC=LR

General Structure of Procedure call and return:

Main Procedure

```

0x0000
Instruction 1
0x0004
Instruction 2
0x0008
Instruction 3
0x000C
BL Procedure
0x0010
Instruction 4
0x0014
Instruction 5
.....
Instruction Last
  
```

Called Procedure

0x0020 Procedure:

Instruction 1

0x0024

Instruction 2

0x0028

Instruction 3

0xxxxx

MOV PC LR

or

LR

BX

PROCEDURE CALL EXAMPLE: 01

```
MOV    R1,  #3
BL     FOOO
ADD    R2,  R0,  R1
        SW    0x11
```

FOOO:

```
MOV    R0,  #2
BX     LR
```

```
MOV    R1,  #3
BL     FOOO
ADD    R2,  R0,  R1
        SW    0x11
```

FOOO:

```
MOV    R0,  #2
MOV    PC,  LR
```

PROCEDURE CALL EXAMPLE: 01

RegistersView

General Purpose

Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 : 00000000
R1 : 00000000
R2 : 00000000
R3 : 00000000
R4 : 00000000
R5 : 00000000
R6 : 00000000
R7 : 00000000
R8 : 00000000
R9 : 00000000
R10 (s1) : 00000000
R11 (fp) : 00000000
R12 (ip) : 00000000
R13 (sp) : 00005400
R14 (lr) : 00000000
R15 (pc) : 00001000

even.s

00001000:E3A01003 main: mov r1, #3
00001004:EB000001 bl foo
00001008:E0802001 add r2, r0, r1
0000100C:EF000011 swi 0x11
00001010: foo:
00001010:E3A00002 mov r0, #2
00001014:E1A0F00E mov pc, lr

PROCEDURE CALL EXAMPLE: 01

RegistersView

General Purpose

Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 : 00000000
R1 : 00000003
R2 : 00000000
R3 : 00000000
R4 : 00000000
R5 : 00000000
R6 : 00000000
R7 : 00000000
R8 : 00000000
R9 : 00000000
R10 (s1) : 00000000
R11 (fp) : 00000000
R12 (ip) : 00000000
R13 (sp) : 00005400
R14 (lr) : 00001008
R15 (pc) : 00001010

jeven.s

```

00001000:E3A01003    main:  mov r1, #3
00001004:EB000001          bl foo
00001008:E0802001          add r2, r0, r1
0000100C:EF000011          swi 0x11
00001010:                foo:
00001010:E3A00002          mov r0, #2
00001014:E1A0F00E          mov pc, lr

```

PROCEDURE CALL EXAMPLE: 01

RegistersView 🔍 ×

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

```
R0      : 00000002
R1      : 00000003
R2      : 00000000
R3      : 00000000
R4      : 00000000
R5      : 00000000
R6      : 00000000
R7      : 00000000
R8      : 00000000
R9      : 00000000
R10 (s1) : 00000000
R11 (fp) : 00000000
R12 (ip) : 00000000
R13 (sp) : 00005400
R14 (lr) : 00001008
R15 (pc) : 00001008
```

jeven.s

```
00001000:E3A01003    main:    mov r1, #3
00001004:EB000001                bl foo
00001008:E0802001                add r2, r0, r1
0000100C:EF000011                swi 0x11
00001010:                foo:
00001010:E3A00002                mov r0, #2
00001014:E1A0F00E                mov pc, lr
```

PARAMETER PASSING TO PROCEDURES USING STACK

```
        MOV    R1, #25                ; parameter 1
        MOV    R2, #25                ; parameter 2
        STMFD  R13!, { R1, R2}        ; parameters are PUSHed on stack.
BL      LINK
        LDR     R4, =A
        STR    R0, [R4]               ; return value in Reg. R0.
        SW     0x11

LINK:   LDMFD  R13!, {R4, R5}          ; parameters are POPed from the stack

        ADD    R0, R4, R5             ; Result is in register R0.
        MOV    PC, LR

A:      .WORD  0

. END
```

PARAMETER PASSING TO PROCEDURES USING STACK

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 : 00000000

R1 : 00000000

R2 : 00000000

R3 : 00000000

R4 : 00000000

R5 : 00000000

R6 : 00000000

R7 : 00000000

R8 : 00000000

R9 : 00000000

R10 (s1) : 00000000

R11 (fp) : 00000000

R12 (ip) : 00000000

R13 (sp) : 00005400

R14 (lr) : 00000000

R15 (pc) : 00001000

CPSR Register

Negative (N) : 0

Zero (Z) : 0

Carry (C) : 0

Overflow (V) : 0

IRQ Disable: 1

FIQ Disable: 1

Thumb (T) : 0

CPU Mode : System

```

.text
00001000:E59F4024      LDR    R4, =A
00001004:E3A01019      MOV    R1, #25
00001008:E3A02019      MOV    R2, #25
0000100C:E92D0006      STMFD  R13!, { R1, R2}
00001010:EB000001      BL     LINK
00001014:E5840000      STR    R0, [R4]
00001018:EF000011      SWI    0x11

0000101C:E8BD0030      LINK:  LDMFD R13!, { R4, R5}
00001020:E0840005      ADD    R0, R4, R5
00001024:E1A0F00E      MOV    PC, LR

00001028:00000000      A:     .WORD 0

0000102C:00001028      .END

```

StackView

000053E0:81818181

000053E4:81818181

000053E8:81818181

000053EC:81818181

000053F0:81818181

000053F4:81818181

000053F8:81818181

000053FC:81818181

00005400:81818181

00005404:81818181

00005408:81818181

0000540C:81818181

00005410:81818181

00005414:81818181

00005418:81818181

0000541C:81818181

OutputView

Console Stdin/Stdout/S

PARAMETER PASSING TO PROCEDURES USING STACK

RegistersView

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0	:00000000
R1	:00000019
R2	:00000019
R3	:00000000
R4	:00001028
R5	:00000000
R6	:00000000
R7	:00000000
R8	:00000000
R9	:00000000
R10 (s1)	:00000000
R11 (fp)	:00000000
R12 (ip)	:00000000
R13 (sp)	:000053f8
R14 (lr)	:00000000
R15 (pc)	:00001010

CPSR Register

Negative (N) : 0

Zero (Z) : 0

Carry (C) : 0

Overflow (V) : 0

IRQ Disable: 1

FIQ Disable: 1

Thumb (T) : 0

jeven.s

.text

```
00001000:E59F4024    LDR    R4, =A
00001004:E3A01019    MOV    R1, #25
00001008:E3A02019    MOV    R2, #25
0000100C:E92D0006    STMFD  R13!, { R1, R2}
00001010:EB000001    BL     LINK
00001014:E5840000    STR    R0, [R4]
00001018:EF000011    SWI    0x11

0000101C:E8BD0030    LINK:  LDMFD R13!, { R4, R5}
00001020:E0840005    ADD    R0, R4, R5
00001024:E1A0F00E    MOV    PC, LR

00001028:00000000    A:     .WORD 0

0000102C:00001028    .END
```

StackView

000053D8	:81818181
000053DC	:81818181
000053E0	:81818181
000053E4	:81818181
000053E8	:81818181
000053EC	:81818181
000053F0	:81818181
000053F4	:81818181
000053F8	:00000019
000053FC	:00000019
00005400	:81818181
00005404	:81818181
00005408	:81818181
0000540C	:81818181
00005410	:81818181

OutputView

PARAMETER PASSING TO PROCEDURES USING STACK

RegistersView

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0	: 00000000
R1	: 00000019
R2	: 00000019
R3	: 00000000
R4	: 00001028
R5	: 00000000
R6	: 00000000
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 000053f8
R14 (lr)	: 00001014
R15 (pc)	: 0000101c

CPSR Register

Negative (N) : 0

Zero (Z) : 0

Carry (C) : 0

Overflow (V) : 0

IRQ Disable: 1

jeven.s

.text

00001000:E59F4024 LDR R4, =A

00001004:E3A01019 MOV R1, #25

00001008:E3A02019 MOV R2, #25

0000100C:E92D0006 STMFD R13!, { R1, R2}

00001010:EB000001 BL LINK

00001014:E5840000 STR R0, [R4]

00001018:EF000011 SWI 0x11

0000101C:E8BD0030 LINK: LDMFD R13!, { R4, R5}

00001020:E0840005 ADD R0, R4, R5

00001024:E1A0F00E MOV PC, LR

00001028:00000000 A: .WORD 0

0000102C:00001028 .END

StackView

000053D8:81818181

000053DC:81818181

000053E0:81818181

000053E4:81818181

000053E8:81818181

000053EC:81818181

000053F0:81818181

000053F4:81818181

000053F8:00000019

000053FC:00000019

00005400:81818181

00005404:81818181

00005408:81818181

PARAMETER PASSING TO PROCEDURES USING STACK

RegistersView

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0	: 00000000
R1	: 00000019
R2	: 00000019
R3	: 00000000
R4	: 00000019
R5	: 00000019
R6	: 00000000
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 00005400
R14 (lr)	: 00001014
R15 (pc)	: 00001020

CPSR Register

Negative (N) : 0

Zero (Z) : 0

Carry (C) : 0

Overflow (V) : 0

jeven.s

.text

```
00001000:E59F4024    LDR    R4, =A
00001004:E3A01019    MOV    R1, #25
00001008:E3A02019    MOV    R2, #25
0000100C:E92D0006    STMFD  R13!, { R1, R2}
00001010:EB000001    BL     LINK
00001014:E5840000    STR    R0, [R4]
00001018:EF000011    SWI    0x11

0000101C:E8BD0030    LINK:  LDMFD R13!, { R4, R5}
00001020:E0840005    ADD    R0, R4, R5
00001024:E1A0F00E    MOV    PC, LR

00001028:00000000    A:     .WORD  0

0000102C:00001028    .END
```

StackView

000053E0:81818181
000053E4:81818181
000053E8:81818181
000053EC:81818181
000053F0:81818181
000053F4:81818181
000053F8:00000019
000053FC:00000019
00005400:81818181
00005404:81818181
00005408:81818181

PARAMETER PASSING TO PROCEDURES USING STACK

RegistersView	
General Purpose	Floating Point
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0	:00000032
R1	:00000019
R2	:00000019
R3	:00000000
R4	:00000019
R5	:00000019
R6	:00000000
R7	:00000000
R8	:00000000
R9	:00000000
R10 (s1)	:00000000
R11 (fp)	:00000000
R12 (ip)	:00000000
R13 (sp)	:00005400
R14 (lr)	:00001014
R15 (pc)	:00001014

CPSR Register	
Negative (N)	:0
Zero (Z)	:0
Carry (C)	:0
Overflow (V)	:0
IRQ Disable	:1

jeven.s	
.text	
00001000:E59F4024	LDR R4, =A
00001004:E3A01019	MOV R1, #25
00001008:E3A02019	MOV R2, #25
0000100C:E92D0006	STMFD R13!, { R1, R2}
00001010:EB000001	BL LINK
00001014:E5840000	STR R0, [R4]
00001018:EF000011	SWI 0x11
0000101C:E8BD0030	LINK: LDMFD R13!, { R4, R5}
00001020:E0840005	ADD R0, R4, R5
00001024:E1A0F00E	MOV PC, LR
00001028:00000000	A: .WORD 0
0000102C:00001028	.END

StackView	
000053E0:81818181	
000053E4:81818181	
000053E8:81818181	
000053EC:81818181	
000053F0:81818181	
000053F4:81818181	
000053F8:00000019	
000053FC:00000019	
00005400:81818181	
00005404:81818181	
00005408:81818181	
0000540C:81818181	
00005410:81818181	

NESTED PROCEDURE CALL

```

.DATA
A:      .WORD 0

.TEXT      ; MAIN
Procedure
LDR R4, =A
MOV R1, #11
MOV R2, #10
MOV R3, #02
STMFD R13!, { R1, R2, R3}

ADDFun:  LDMFD R13!, { R4, R5, R6}      ; ADD
Procedure
ADD R0, R4, R5
STMFD R13!, { R0, R6, LR}

BL MULFun
; Call to MUL Procedure
MULFun: LDMFD R13!, { R4, R5}
MOV R0, R4, R5
; Return to Main Procedure
MOV PC, LR

BL ADDFun      ; Call to
ADD Procedure
STR R0, [ R4]

```

NESTED PROCEDURE CALL

	Hexadecimal
	Unsigned Decimal
	Signed Decimal
R0	: 00000000
R1	: 0000000b
R2	: 0000000a
R3	: 00000002
R4	: 00001044
R5	: 00000000
R6	: 00000000
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 00005400
R14 (lr)	: 00000000
R15 (pc)	: 00001010

```
.TEXT
00001000:E59F4038  LDR R4,=A
00001004:E3A0100B  MOV R1,#11
00001008:E3A0200A  MOV R2,#10
0000100C:E3A03002  MOV R3,#2
00001010:E92D000E  STMFD R13!, {R1,R2,R3}
00001014:EB000001  BL ADDFun
00001018:E5840000  STR R0, [R4]
0000101C:EF000011  SWI 0x11

00001020:E8BD0070  ADDFun: LDMFD R13!, { R4, R5,R6}
00001024:E0840005  ADD R0, R4, R5
00001028:E92D4041  STMFD R13!, {R0,R6,LR}
0000102C:EB000000  BL MULFun
00001030:E1A0F00E  MOV PC, LR
00001034:E8BD4030  MULFun: LDMFD R13!, { R4, R5,LR}
00001038:E0000594  MUL R0, R4, R5
0000103C:E1A0F00E  MOV PC, LR

.DATA
00001044:      A:      .WORD 0
```

StackView

000053AC:81818181

000053B0:81818181

000053B4:81818181

000053B8:81818181

000053BC:81818181

000053C0:81818181

000053C4:81818181

000053C8:81818181

000053CC:81818181

000053D0:81818181

000053D4:81818181

000053D8:81818181

000053DC:81818181

000053E0:81818181

000053E4:81818181

000053E8:81818181

000053EC:81818181

000053F0:81818181

000053F4:81818181

000053F8:81818181

000053FC:81818181

00005400:81818181

00005404:81818181

00005408:81818181

0000540C:81818181

00005410:81818181

00005414:81818181

00005418:81818181

0000541C:81818181

00005420:81818181

00005424:81818181

00005428:81818181

0000542C:81818181

NESTED PROCEDURE CALL




RegistersView	
General Purpose	Floating Point
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0	: 00000000
R1	: 0000000b
R2	: 0000000a
R3	: 00000002
R4	: 00001044
R5	: 00000000
R6	: 00000000
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 000053f4
R14 (lr)	: 00001018
R15 (pc)	: 00001020

```

00001000:E59F4038    LDR R4,=A
00001004:E3A0100B    MOV R1,#11
00001008:E3A0200A    MOV R2,#10
0000100C:E3A03002    MOV R3,#2
00001010:E92D000E    STMFD R13!, {R1,R2,R3}
00001014:EB000001    BL  ADDProc
00001018:E5840000    STR R0, [R4]
0000101C:EF000011    SWI 0x11
00001020:E8BD0070    ADDProc: LDMFD R13!, { R4, R5,R6}
00001024:E0840005            ADD R0, R4, R5
00001028:E92D4041            STMFD R13!, {R0,R6,LR}
0000102C:EB000000            BL  MULProc
00001030:E1A0F00E            MOV PC, LR
00001034:E8BD4030    MULProc: LDMFD R13!, { R4, R5,LR}
00001038:E0000594            MUL R0, R4, R5
0000103C:E1A0F00E            MOV PC, LR

00001044:            .DATA
A:            .WORD 0
  
```

StackView	
000053A0	: 81818181
000053A4	: 81818181
000053A8	: 81818181
000053AC	: 81818181
000053B0	: 81818181
000053B4	: 81818181
000053B8	: 81818181
000053BC	: 81818181
000053C0	: 81818181
000053C4	: 81818181
000053C8	: 81818181
000053CC	: 81818181
000053D0	: 81818181
000053D4	: 81818181
000053D8	: 81818181
000053DC	: 81818181
000053E0	: 81818181
000053E4	: 81818181
000053E8	: 81818181
000053EC	: 81818181
000053F0	: 81818181
000053F4	: 0000000B
000053F8	: 0000000A
000053FC	: 00000002
00005400	: 81818181
00005404	: 81818181
00005408	: 81818181
0000540C	: 81818181
00005410	: 81818181



NESTED PROCEDURE CALL


RegistersView	
General Purpose	Floating Point
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0	: 00000015
R1	: 0000000b
R2	: 0000000a
R3	: 00000002
R4	: 0000000b
R5	: 0000000a
R6	: 00000002
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 000053f4
R14 (lr)	: 00001030
R15 (pc)	: 00001034

```

00001000:E59F4038    LDR R4,=A
00001004:E3A0100B    MOV R1,#11
00001008:E3A0200A    MOV R2,#10
0000100C:E3A03002    MOV R3,#2
00001010:E92D000E    STMFD R13!, {R1,R2,R3}
00001014:EB000001    BL ADDProc
00001018:E5840000    STR R0, [R4]
0000101C:EF000011    SWI 0x11
00001020:E8BD0070    ADDProc: LDMFD R13!, { R4, R5,R6}
00001024:E0840005        ADD R0, R4, R5
00001028:E92D4041    STMFD R13!, {R0,R6,LR}
0000102C:EB000000    BL MULProc
00001030:E1A0F00E    MOV PC, LR
00001034:E8BD4030    MULProc: LDMFD R13!, { R4, R5,LR}
00001038:E0000594        MUL R0, R4, R5
0000103C:E1A0F00E    MOV PC, LR

00001044:
        .DATA
A:      .WORD 0
  
```

StackView	
000053A0:81818181	
000053A4:81818181	
000053A8:81818181	
000053AC:81818181	
000053B0:81818181	
000053B4:81818181	
000053B8:81818181	
000053BC:81818181	
000053C0:81818181	
000053C4:81818181	
000053C8:81818181	
000053CC:81818181	
000053D0:81818181	
000053D4:81818181	
000053D8:81818181	
000053DC:81818181	
000053E0:81818181	
000053E4:81818181	
000053E8:81818181	
000053EC:81818181	
000053F0:81818181	
000053F4:00000015	
000053F8:00000002	
000053FC:00001018	
00005400:81818181	



NESTED PROCEDURE CALL

	Hexadecimal
	Unsigned Decimal
	Signed Decimal
R0	: 0000002a
R1	: 0000000b
R2	: 0000000a
R3	: 00000002
R4	: 00000015
R5	: 00000002
R6	: 00000002
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 00005400
R14 (lr)	: 00001018
R15 (pc)	: 0000103c

```

.TEXT
00001000:E59F4038    LDR R4,=A
00001004:E3A0100B    MOV R1,#11
00001008:E3A0200A    MOV R2,#10
0000100C:E3A03002    MOV R3,#2
00001010:E92D000E    STMFD R13!, {R1,R2,R3}
00001014:EB000001    BL  ADDProc
00001018:E5840000    STR R0, [R4]
0000101C:EF000011    SWI 0x11
00001020:E8BD0070    ADDProc:  LDMFD R13!, { R4, R5,R6}
00001024:E0840005                ADD R0, R4, R5
00001028:E92D4041                STMFD R13!, {R0,R6,LR}
0000102C:EB000000                BL  MULProc
00001030:E1A0F00E                MOV PC, LR
00001034:E8BD4030    MULProc:  LDMFD R13!, { R4, R5,LR}
00001038:E0000594                MUL R0, R4, R5
0000103C:E1A0F00E                MOV PC, LR

.DATA
00001044:                A:      .WORD  0

```

NESTED PROCEDURE CALL

RegistersView	
General Purpose	Floating Point
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0	: 0000002a
R1	: 0000000b
R2	: 0000000a
R3	: 00000002
R4	: 00000015
R5	: 00000002
R6	: 00000002
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 00005400
R14 (lr)	: 00001018
R15 (pc)	: 00001018

```

.TEXT
00001000:E59F4038    LDR R4,=A
00001004:E3A0100B    MOV R1,#11
00001008:E3A0200A    MOV R2,#10
0000100C:E3A03002    MOV R3,#2
00001010:E92D000E    STMFD R13!, {R1,R2,R3}
00001014:EB000001    BL  ADDProc
00001018:E5840000    STR R0, [R4]
0000101C:EF000011    SWI 0x11
00001020:E8BD0070    ADDProc:  LDMFD R13!, { R4, R5,R6}
00001024:E0840005                ADD R0, R4, R5
00001028:E92D4041                STMFD R13!, {R0,R6,LR}
0000102C:EB000000                BL MULProc
00001030:E1A0F00E                MOV PC, LR
00001034:E8BD4030    MULProc:  LDMFD R13!, { R4, R5,LR}
00001038:E0000594                MUL R0, R4, R5
0000103C:E1A0F00E                MOV PC, LR

.DATA
00001044:          A:      .WORD  0
  
```


Microprocessor & Computer Architecture (μpCA)



UE24CS251B

Software

Interrupts
Session - 8.2

WHAT IS INTERRUPT/ EXCEPTION?

- Main ()
- {
- :
- Doing something
- (e.g.
- browsing)
- :
- } ring

Can happen anytime
Depends on types of
interrupts



Phone
rings

Phone
rings




```
_isr() // Interrupt service routine
{
    some tasks (e.g. answer
                telephone)

} //when finished,
  //goes back to main
```



I M P O R T A N T I N T E R R U P T S



INTERRUPTS AND EXCEPTION

- The terms are used differently by various manufacturers
- Traditionally exception means

The normal operation of a program is interrupted and the processor will execute another piece of software (exception handling) somewhere.

- Interrupt (hardware interrupt) is an exception caused by some hardware condition happening outside the processor (e.g. external hard interrupt, IRQ FIQ).
- Software interrupt (SW) is an exception caused by an assembly software instruction (SW 0x?? exception call instruction) written in the software code.
- Trap is an exception caused by a failure condition of the processor (e.g. abort “pre-fetch , data” , undefined instruction, divided_by_zero, or stack overflow etc)


I M P O R T A N T I N T E R R U P T S I N W O R D S

- Reset , a special interrupt to start the system— happens at power up , or reset button depressed)
- Software interrupt SW :
 - Similar to subroutine – happens when “SW 0x??”
is written in the program
- Hardware interrupt
 - FIQ (fast interrupt) or IRQ (external interrupt), when
 - the external interrupt request pin is pulled low, or
 - an analog to digital conversion is completed, or
 - A timer/counter has made a regular request


HARDWARE AND SOFTWARE INTERRUPT

- Hardware interrupt

```
IRQ_Eint1(  
)  
{  
::  
}
```




A falling edge at EINT3 will trigger the execution of the interrupt service routine `__irq IRQ_Eint1()`



- Software interrupt

```
N-th-sys-  
routine()  
{  
::  
}
```



An instruction "SWI N" in the program will trigger the execution of the N-th-sys-routine (system routine)

EXCEPTION (INTERRUPT) MODES

- ARM supports 7 types of exceptions and has a privileged processor mode for each type of exception.
- ARM Exception (interrupt) vectors

INTERRUPT VECTOR TABLE:

	Address	Exception	Mode in Entry
1	0x00000000	Reset	Supervisor
2	0x00000004	Undefined instruction	Undefined
3	0x00000008	Software Interrupt	Supervisor
4	0x0000000C	Abort (prefetch)	Abort
5	0x00000010	Abort (data)	Abort
x	0x00000014	Reserved	Reserved
6	0x00000018	IRQ (external interrupt)	IRQ
7	0x0000001C	FIQ (fast interrupt)	FIQ

SWI



SW INTERRUPT PROCEDURES (enter the supervisor mode)

- **SW (software interrupt)**
 - Caused by “**SW 0x??**” in your program
 - Arm completes the current instruction.
 - **Go to SW** exception address **0x08** (short form for 0x 0000 0008)
 - { Change to supervisor op. mode : CPSR (bit 0-4)
 - Return from interrupt
 - **MOVS pc, lr**
 - return to main

- Whenever a program requires **input or output**, for instance to send some **text to the display**, it is normal to **call a supervisor routine**.
 - **To read data from the keyboard or to display the contents on the console**
- The supervisor is a program which operates at a **privileged level**, which means that it can do things that a **user-level program** cannot do directly.
- The limitations on the capabilities of a user-level program vary from system to system, but in many systems the user cannot access hardware facilities directly.
- The **supervisor** provides trusted ways to access system resources which appear to the user-level program rather like **special subroutine** accesses.

SOFTWARE INTERRUPTS - 'SUPERVISOR CALL'

- The instruction set includes a special instruction, **SW**, to call these functions, (SW stands for '**Software Interrupt**', but is usually pronounced '**Supervisor Call**').
- **Note:** In **privileged modes** there is another register for each mode called **Saved Processor Status Register (SPSR)**.

The SPSR is used to **save the current CPSR** before changing modes.

- SW interrupt occurs when the SW instruction has been fetched and decoded successfully, and none of the other higher priority exceptions/interrupts have been flagged.
- Upon entry to the handler the CPSR will be set to SVC mode.
- **Note:** If a **SW calls another SW** (which is a common occurrence), then to avoid corruption, **the link register (LR & SPSR)** must be **stacked away** before branching to the nested SW.

EXAMPLE 01

A procedure to compute the statement in high level language using ARM ALP.

if (R0==R1) R2++;

MOV R0, #10

MOV R1, #10

BL GREAT

SW 0x11 ; terminate the program / logical end.

GREAT: CMP R0, R1
 ADDEQ R2, R2, #1
 MOV PC, LR

EXAMPLE 02

A program to display a string on the screen using ARM ALP.

System.out.print ("Hello World");

LDR R1, =A

LOOP: LDRB R0, [R1], #1

CMP R0, #0

SWNE 0x00 ; display a character on the screen.

BNE LOOP

SW 0x11 ; terminate the program

.DATA

A: .ASCII "HELLO WORLD"

EXAMPLE 03

A procedure to display a string on the screen using ARM ALP.

```
// System.out.print ("Hello World");
```

```
                LDR    R1, =A
BL    strprint    ; call display routine
                SW     0x11                ; terminate the program
strprint:    LDRB    R0, [R1], #1
                CMP   R0, #0
                SWNE  0x00                ; display a character on the
screen.
                BNE   strprint
                MOV   PC, LR
. DATA
A:    . ASCII Z    "HELLO WORLD"
```

EXAMPLE 04

A procedure to display a string on the screen using ARM ALP using routine 0x02.

```

        . TEXT
        LDR    R0, =A
        SW     0x02        ; display a string on
the screen
        SW     0x11        ; exit

        . DATA
A:       . ASCII "HELLO WORLD"
```

1. Which ARM instruction is used to call a subroutine, and what specific action does it perform regarding the return address?

- A) `MOV PC, LR` – It jumps to the subroutine and saves the current Program Counter in R0.
- B) `BL label` – It branches to the label and stores the address of the next instruction in the Link Register (R14).
- C) `SWI 0x11` – It triggers a software interrupt to jump to a subroutine.
- D) `BX LR` – It branches to the subroutine without saving the return address.

2. In a nested procedure call (where Subroutine A calls Subroutine B), what crucial step must be taken to prevent the loss of the return address?

- A) The Stack Pointer (SP) must be reset to zero.
- B) The Link Register (LR) must be pushed onto the stack before the second call is made.
- C) The Program Counter (PC) must be manually incremented.
- D) The CPSR register must be cleared.

1. Which ARM instruction is used to call a subroutine, and what specific action does it perform regarding the return address?

A) `MOV PC, LR` – It jumps to the subroutine and saves the current Program Counter in R0.

B) `BL label` – It branches to the label and stores the address of the next instruction in the Link Register (R14).

C) `SWI 0x11` – It triggers a software interrupt to jump to a subroutine.

D) `BX LR` – It branches to the subroutine without saving the return address.

2. In a nested procedure call (where Subroutine A calls Subroutine B), what crucial step must be taken to prevent the loss of the return address?

A) The Stack Pointer (SP) must be reset to zero.

B) The Link Register (LR) must be pushed onto the stack before the second call is made.

C) The Program Counter (PC) must be manually incremented.

D) The CPSR register must be cleared.

3. Which register is designated as the Stack Pointer in ARM architecture, and which instruction is typically used to pop data from the stack?**

- A) `R14` is the Stack Pointer; `LDR` is used to pop data.
- B) `R13` is the Stack Pointer; `LDMFD` is used to pop data.
- C) `R15` is the Stack Pointer; `STMFD` is used to pop data.
- D) `R12` is the Stack Pointer; `MOV` is used to pop data.

4. What is the fundamental difference between a Hardware Interrupt and a Software Interrupt (SWI)?

- A) Hardware interrupts are triggered by external hardware events (like a timer), while SWIs are triggered by executing a specific instruction in the code.
- B) Hardware interrupts always stop the processor, while SWIs run in the background.
- C) Hardware interrupts use the stack, while SWIs do not.
- D) SWIs are caused by errors (like division by zero), while Hardware interrupts are caused by user input.

3. Which register is designated as the Stack Pointer in ARM architecture, and which instruction is typically used to pop data from the stack?

- A) `R14` is the Stack Pointer; `LDR` is used to pop data.
- B) `R13` is the Stack Pointer; `LDMFD` is used to pop data.**
- C) `R15` is the Stack Pointer; `STMFD` is used to pop data.
- D) `R12` is the Stack Pointer; `MOV` is used to pop data.

4. What is the fundamental difference between a Hardware Interrupt and a Software Interrupt (SWI)?

- A) Hardware interrupts are triggered by external hardware events (like a timer), while SWIs are triggered by executing a specific instruction in the code.**
- B) Hardware interrupts always stop the processor, while SWIs run in the background.
- C) Hardware interrupts use the stack, while SWIs do not.
- D) SWIs are caused by errors (like division by zero), while Hardware interrupts are caused by user input.

5. When a Software Interrupt (SWI) occurs, into which mode does the processor switch, and to which vector address does it jump?

- A) It stays in User mode and jumps to `0x00000000`.
- B) It switches to Supervisor (SVC) mode and jumps to `0x00000008`.
- C) It switches to IRQ mode and jumps to `0x00000018`.
- D) It switches to FIQ mode and jumps to `0x0000001C`.

5. When a Software Interrupt (SWI) occurs, into which mode does the processor switch, and to which vector address does it jump?

- A) It stays in User mode and jumps to `0x00000000`.
- B) It switches to Supervisor (SVC) mode and jumps to `0x00000008`.**
- C) It switches to IRQ mode and jumps to `0x00000018`.
- D) It switches to FIQ mode and jumps to `0x0000001C`.



THANK YOU



Team MPCA

Department of Computer Science
and Engineering